On 6/8/20 4:47 PM, Irene Park via Groups.Io wrote:
Hi Ard,
I feel bad that I confused you. I'll update the commit message later.
SBSA spec doesn't "mandate" that the optional registers such as PID2 are
present in a UART compliant to PL011.
Therefore this register access to PID2 will generate a fault onto SOC
when its UART doesn't provide such registers.
PID2 is used to determine the FIFO depth in the library so I'd like to
propose a new PCD to define a FIFO depth.
I'd prefer it if we could change the existing code so that the register
is never checked if
gEfiMdePkgTokenSpaceGuid.PcdUartDefaultReceiveFifoDepth is set to a
value > 0
-=-=-=-=-=-=-=-=-=-=-=-
Groups.io Links: You receive all messages sent to this group.
View/Reply Online (#60883): https://edk2.groups.io/g/devel/message/60883
Mute This Topic: https://groups.io/mt/74707614/21656
Group Owner: devel+ow...@edk2.groups.io
Unsubscribe: https://edk2.groups.io/g/devel/unsub [arch...@mail-archive.com]
-=-=-=-=-=-=-=-=-=-=-=-
