The bit shifting were written wrongly in '0x1 < j',
the correct one should be '0x1 << j'.

Signed-off-by: Helin Zhang <helin.zhang at intel.com>
Acked-by: Jing Chen <jing.d.chen at intel.com>
Acked-by: Cunming Liang <cunming.liang at intel.com>
---
 lib/librte_pmd_i40e/i40e_ethdev.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/lib/librte_pmd_i40e/i40e_ethdev.c 
b/lib/librte_pmd_i40e/i40e_ethdev.c
index 1b4e822..0d7be44 100644
--- a/lib/librte_pmd_i40e/i40e_ethdev.c
+++ b/lib/librte_pmd_i40e/i40e_ethdev.c
@@ -1452,7 +1452,7 @@ i40e_dev_rss_reta_update(struct rte_eth_dev *dev,
                        l = I40E_READ_REG(hw, I40E_PFQF_HLUT(i >> 2));

                for (j = 0, lut = 0; j < 4; j++) {
-                       if (mask & (0x1 < j))
+                       if (mask & (0x1 << j))
                                lut |= reta_conf->reta[i + j] << (8 * j);
                        else
                                lut |= l & (0xFF << (8 * j));
-- 
1.8.1.4

Reply via email to