At 09:36 10/22/2002, Branden Robinson wrote:
If I understand correctly the issue with 68040/68060 is cache coherency. When lookingI beseech you to help debug and fix the XFree86 module loader on m68k.
at the 68040 manual from Motorola, (page 4-10):
> It is imperative that a CPUSHA instruction be executed before the execution of the first
self-modified instruction.
(68060 manual has identical text)
There has been some discussion about cache flushing strategy (last January?), and
CPUSHA is expensive, but it should fix the loader?
Note, 68040 has only 2*4K cache, 68060 has 2 *8K caches. For other architectures with
a lot bigger caches flushing completely is probably not an option.
Erik
--
To UNSUBSCRIBE, email to [EMAIL PROTECTED]
with a subject of "unsubscribe". Trouble? Contact [EMAIL PROTECTED]