Angel wrote…
This means you're going to use libgfxinit instead of a video BIOS.
libgfxinit is a graphics modesetting library written in SPARK, a
OK, so that isn’t the way I want to go (I don’t think). Using the
romheaders utility on the file I have extracted gives me:
Image 1:
PCI Expansion ROM Header:
Signature: 0x55aa (Ok)
CPU unique data: 0x80 0xe9 0x92 0xf9 0x30 0x30 0x30 0x30
0x30 0x30 0x30 0x30 0x30 0x30 0x30 0x30
Pointer to PCI Data Structure: 0x0040
PCI Data Structure:
Signature: 0x50434952 'PCIR' (Ok)
Vendor ID: 0x8086
Device ID: 0x0406
Vital Product Data: 0x001c
PCI Data Structure Length: 0x001c (28 bytes)
PCI Data Structure Revision: 0x03
Class Code: 0x030000 (VGA Display controller)
Image Length: 0x0080 blocks (65536 bytes)
Revision Level of Code/Data: 0x0000
Code Type: 0x00 (Intel x86)
Last-Image Flag: 0x80 (last image in rom)
Reserved: 0x8000
Platform specific data for x86 compliant option rom:
Initialization Size: 0x80 (65536 bytes)
Entry point for INIT function: 0xf998
I don’t know at this point in the project what the payload will be - it
might be SeaBIOS, TianoCore or GRUB2 so do I need to give the video BIOS
a normal file name and select VGA_ROM_RUN?
-Andy.
_______________________________________________
coreboot mailing list -- coreboot@coreboot.org
To unsubscribe send an email to coreboot-le...@coreboot.org
