cbmem log after cold boot (power off) and hibernate (success resume). Did MRC cache present (and used) in case of IvyBridge CPU and native memory init without FSP?
11.06.2019, 08:29, "Kyösti Mälkki" <[email protected]>: > On Mon, Jun 10, 2019 at 11:22 PM Andrew A. I. <[email protected]> wrote: >> Hello, Kyösti! >> cbmem log in attachment. >> I am rebooting and/or powering off after upgrading corboot firmware for >> verify. It doesn't help, as I remember. > > Logs from both a cold boot and hibernation resume would be needed for > comparison. > > But this pretty much sounds like the case of entering ACPI S4 from a > boot that did memory training and wrote MRC CACHE in SPI. This is the > known failing case described earlier. > > Kyösti > _______________________________________________ > coreboot mailing list -- [email protected] > To unsubscribe send an email to [email protected]
<<attachment: cbmem-log-11-06-19-coldboot.zip>>
<<attachment: cbmem-log-11-06-19-hibernate.zip>>
_______________________________________________ coreboot mailing list -- [email protected] To unsubscribe send an email to [email protected]
