This is an automated email from the ASF dual-hosted git repository.

davids5 pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/nuttx.git


The following commit(s) were added to refs/heads/master by this push:
     new 1989749850 cpu_pause.c: fix typo
1989749850 is described below

commit 1989749850eff1b57bf543983ddffbdc8307d071
Author: TaiJuWu <tjwu1...@gmail.com>
AuthorDate: Sat Oct 14 07:38:45 2023 +0800

    cpu_pause.c: fix typo
    
    Signed-off-by: TaiJuWu <tjwu1...@gmail.com>
---
 arch/arm/src/armv7-a/arm_cpupause.c       | 2 +-
 arch/arm/src/armv7-r/arm_cpupause.c       | 2 +-
 arch/arm/src/cxd56xx/cxd56_cpupause.c     | 2 +-
 arch/arm/src/lc823450/lc823450_cpupause.c | 2 +-
 arch/arm/src/rp2040/rp2040_cpupause.c     | 2 +-
 arch/arm/src/sam34/sam4cm_cpupause.c      | 2 +-
 arch/arm64/src/common/arm64_cpupause.c    | 2 +-
 arch/risc-v/src/common/riscv_cpupause.c   | 2 +-
 arch/sim/src/sim/sim_smpsignal.c          | 2 +-
 arch/sparc/src/s698pm/s698pm_cpupause.c   | 2 +-
 10 files changed, 10 insertions(+), 10 deletions(-)

diff --git a/arch/arm/src/armv7-a/arm_cpupause.c 
b/arch/arm/src/armv7-a/arm_cpupause.c
index 2a584ebec5..ed098c4ba7 100644
--- a/arch/arm/src/armv7-a/arm_cpupause.c
+++ b/arch/arm/src/armv7-a/arm_cpupause.c
@@ -90,7 +90,7 @@ bool up_cpu_pausereq(int cpu)
  * Description:
  *   Handle a pause request from another CPU.  Normally, this logic is
  *   executed from interrupt handling logic within the architecture-specific
- *   However, it is sometimes necessary necessary to perform the pending
+ *   However, it is sometimes necessary to perform the pending
  *   pause operation in other contexts where the interrupt cannot be taken
  *   in order to avoid deadlocks.
  *
diff --git a/arch/arm/src/armv7-r/arm_cpupause.c 
b/arch/arm/src/armv7-r/arm_cpupause.c
index 4554ac1c51..921b1f0f39 100644
--- a/arch/arm/src/armv7-r/arm_cpupause.c
+++ b/arch/arm/src/armv7-r/arm_cpupause.c
@@ -90,7 +90,7 @@ bool up_cpu_pausereq(int cpu)
  * Description:
  *   Handle a pause request from another CPU.  Normally, this logic is
  *   executed from interrupt handling logic within the architecture-specific
- *   However, it is sometimes necessary necessary to perform the pending
+ *   However, it is sometimes necessary to perform the pending
  *   pause operation in other contexts where the interrupt cannot be taken
  *   in order to avoid deadlocks.
  *
diff --git a/arch/arm/src/cxd56xx/cxd56_cpupause.c 
b/arch/arm/src/cxd56xx/cxd56_cpupause.c
index 66edd36912..476c684331 100644
--- a/arch/arm/src/cxd56xx/cxd56_cpupause.c
+++ b/arch/arm/src/cxd56xx/cxd56_cpupause.c
@@ -172,7 +172,7 @@ bool up_cpu_pausereq(int cpu)
  * Description:
  *   Handle a pause request from another CPU.  Normally, this logic is
  *   executed from interrupt handling logic within the architecture-specific
- *   However, it is sometimes necessary necessary to perform the pending
+ *   However, it is sometimes necessary to perform the pending
  *   pause operation in other contexts where the interrupt cannot be taken
  *   in order to avoid deadlocks.
  *
diff --git a/arch/arm/src/lc823450/lc823450_cpupause.c 
b/arch/arm/src/lc823450/lc823450_cpupause.c
index 477b8bc79f..d00c939ef2 100644
--- a/arch/arm/src/lc823450/lc823450_cpupause.c
+++ b/arch/arm/src/lc823450/lc823450_cpupause.c
@@ -100,7 +100,7 @@ bool up_cpu_pausereq(int cpu)
  * Description:
  *   Handle a pause request from another CPU.  Normally, this logic is
  *   executed from interrupt handling logic within the architecture-specific
- *   However, it is sometimes necessary necessary to perform the pending
+ *   However, it is sometimes necessary to perform the pending
  *   pause operation in other contexts where the interrupt cannot be taken
  *   in order to avoid deadlocks.
  *
diff --git a/arch/arm/src/rp2040/rp2040_cpupause.c 
b/arch/arm/src/rp2040/rp2040_cpupause.c
index 36c433f2bb..2d74d77511 100644
--- a/arch/arm/src/rp2040/rp2040_cpupause.c
+++ b/arch/arm/src/rp2040/rp2040_cpupause.c
@@ -140,7 +140,7 @@ bool up_cpu_pausereq(int cpu)
  * Description:
  *   Handle a pause request from another CPU.  Normally, this logic is
  *   executed from interrupt handling logic within the architecture-specific
- *   However, it is sometimes necessary necessary to perform the pending
+ *   However, it is sometimes necessary to perform the pending
  *   pause operation in other contexts where the interrupt cannot be taken
  *   in order to avoid deadlocks.
  *
diff --git a/arch/arm/src/sam34/sam4cm_cpupause.c 
b/arch/arm/src/sam34/sam4cm_cpupause.c
index 5116c15d6f..f81902bd9b 100644
--- a/arch/arm/src/sam34/sam4cm_cpupause.c
+++ b/arch/arm/src/sam34/sam4cm_cpupause.c
@@ -102,7 +102,7 @@ bool up_cpu_pausereq(int cpu)
  * Description:
  *   Handle a pause request from another CPU.  Normally, this logic is
  *   executed from interrupt handling logic within the architecture-specific
- *   However, it is sometimes necessary necessary to perform the pending
+ *   However, it is sometimes necessary to perform the pending
  *   pause operation in other contexts where the interrupt cannot be taken
  *   in order to avoid deadlocks.
  *
diff --git a/arch/arm64/src/common/arm64_cpupause.c 
b/arch/arm64/src/common/arm64_cpupause.c
index 8c3a5dc320..0d7acefee8 100644
--- a/arch/arm64/src/common/arm64_cpupause.c
+++ b/arch/arm64/src/common/arm64_cpupause.c
@@ -89,7 +89,7 @@ bool up_cpu_pausereq(int cpu)
  * Description:
  *   Handle a pause request from another CPU.  Normally, this logic is
  *   executed from interrupt handling logic within the architecture-specific
- *   However, it is sometimes necessary necessary to perform the pending
+ *   However, it is sometimes necessary to perform the pending
  *   pause operation in other contexts where the interrupt cannot be taken
  *   in order to avoid deadlocks.
  *
diff --git a/arch/risc-v/src/common/riscv_cpupause.c 
b/arch/risc-v/src/common/riscv_cpupause.c
index 059b2e580f..8f5c292433 100644
--- a/arch/risc-v/src/common/riscv_cpupause.c
+++ b/arch/risc-v/src/common/riscv_cpupause.c
@@ -90,7 +90,7 @@ bool up_cpu_pausereq(int cpu)
  * Description:
  *   Handle a pause request from another CPU.  Normally, this logic is
  *   executed from interrupt handling logic within the architecture-specific
- *   However, it is sometimes necessary necessary to perform the pending
+ *   However, it is sometimes necessary to perform the pending
  *   pause operation in other contexts where the interrupt cannot be taken
  *   in order to avoid deadlocks.
  *
diff --git a/arch/sim/src/sim/sim_smpsignal.c b/arch/sim/src/sim/sim_smpsignal.c
index 646d9ed019..0f9ba526da 100644
--- a/arch/sim/src/sim/sim_smpsignal.c
+++ b/arch/sim/src/sim/sim_smpsignal.c
@@ -133,7 +133,7 @@ bool up_cpu_pausereq(int cpu)
  * Description:
  *   Handle a pause request from another CPU.  Normally, this logic is
  *   executed from interrupt handling logic within the architecture-specific
- *   However, it is sometimes necessary necessary to perform the pending
+ *   However, it is sometimes necessary to perform the pending
  *   pause operation in other contexts where the interrupt cannot be taken
  *   in order to avoid deadlocks.
  *
diff --git a/arch/sparc/src/s698pm/s698pm_cpupause.c 
b/arch/sparc/src/s698pm/s698pm_cpupause.c
index 17a563d887..16449cabf8 100644
--- a/arch/sparc/src/s698pm/s698pm_cpupause.c
+++ b/arch/sparc/src/s698pm/s698pm_cpupause.c
@@ -90,7 +90,7 @@ bool up_cpu_pausereq(int cpu)
  * Description:
  *   Handle a pause request from another CPU.  Normally, this logic is
  *   executed from interrupt handling logic within the architecture-specific
- *   However, it is sometimes necessary necessary to perform the pending
+ *   However, it is sometimes necessary to perform the pending
  *   pause operation in other contexts where the interrupt cannot be taken
  *   in order to avoid deadlocks.
  *

Reply via email to