This is an automated email from the ASF dual-hosted git repository.

raiden00 pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/nuttx.git

commit bbc8562f653c3d235067761039ed33fac8dfdb5c
Author: David Sidrane <[email protected]>
AuthorDate: Thu Apr 13 08:09:04 2023 -0700

    board nucleo-h743zi:Rework board.h not use CONFIG_STM32_USE_LEGACY_PINMAP
---
 .../stm32h7/nucleo-h743zi/configs/elf/defconfig    |  1 +
 .../nucleo-h743zi/configs/mcuboot-app/defconfig    |  1 +
 .../nucleo-h743zi/configs/mcuboot-loader/defconfig |  1 +
 .../stm32h7/nucleo-h743zi/configs/netnsh/defconfig |  1 +
 .../stm32h7/nucleo-h743zi/configs/nsh/defconfig    |  1 +
 .../nucleo-h743zi/configs/nxlines_oled/defconfig   |  1 +
 .../nucleo-h743zi/configs/otg_fs_host/defconfig    |  1 +
 .../stm32h7/nucleo-h743zi/configs/pwm/defconfig    |  1 +
 boards/arm/stm32h7/nucleo-h743zi/include/board.h   | 58 +++++++++++++---------
 9 files changed, 43 insertions(+), 23 deletions(-)

diff --git a/boards/arm/stm32h7/nucleo-h743zi/configs/elf/defconfig 
b/boards/arm/stm32h7/nucleo-h743zi/configs/elf/defconfig
index ee64b36fc8..2fd0c6c337 100644
--- a/boards/arm/stm32h7/nucleo-h743zi/configs/elf/defconfig
+++ b/boards/arm/stm32h7/nucleo-h743zi/configs/elf/defconfig
@@ -9,6 +9,7 @@
 # CONFIG_NSH_DISABLE_PS is not set
 # CONFIG_STANDARD_SERIAL is not set
 # CONFIG_STM32H7_DTCMEXCLUDE is not set
+# CONFIG_STM32H7_USE_LEGACY_PINMAP is not set
 CONFIG_ARCH="arm"
 CONFIG_ARCH_BOARD="nucleo-h743zi"
 CONFIG_ARCH_BOARD_NUCLEO_H743ZI=y
diff --git a/boards/arm/stm32h7/nucleo-h743zi/configs/mcuboot-app/defconfig 
b/boards/arm/stm32h7/nucleo-h743zi/configs/mcuboot-app/defconfig
index 07ad18c0cd..d3e7382803 100644
--- a/boards/arm/stm32h7/nucleo-h743zi/configs/mcuboot-app/defconfig
+++ b/boards/arm/stm32h7/nucleo-h743zi/configs/mcuboot-app/defconfig
@@ -6,6 +6,7 @@
 # modifications.
 #
 # CONFIG_STANDARD_SERIAL is not set
+# CONFIG_STM32H7_USE_LEGACY_PINMAP is not set
 CONFIG_ARCH="arm"
 CONFIG_ARCH_BOARD="nucleo-h743zi"
 CONFIG_ARCH_BOARD_NUCLEO_H743ZI=y
diff --git a/boards/arm/stm32h7/nucleo-h743zi/configs/mcuboot-loader/defconfig 
b/boards/arm/stm32h7/nucleo-h743zi/configs/mcuboot-loader/defconfig
index ee187c5be1..87a20ce69f 100644
--- a/boards/arm/stm32h7/nucleo-h743zi/configs/mcuboot-loader/defconfig
+++ b/boards/arm/stm32h7/nucleo-h743zi/configs/mcuboot-loader/defconfig
@@ -5,6 +5,7 @@
 # You can then do "make savedefconfig" to generate a new defconfig file that 
includes your
 # modifications.
 #
+# CONFIG_STM32H7_USE_LEGACY_PINMAP is not set
 CONFIG_ARCH="arm"
 CONFIG_ARCH_BOARD="nucleo-h743zi"
 CONFIG_ARCH_BOARD_NUCLEO_H743ZI=y
diff --git a/boards/arm/stm32h7/nucleo-h743zi/configs/netnsh/defconfig 
b/boards/arm/stm32h7/nucleo-h743zi/configs/netnsh/defconfig
index 23c0d63b93..d81c25787b 100644
--- a/boards/arm/stm32h7/nucleo-h743zi/configs/netnsh/defconfig
+++ b/boards/arm/stm32h7/nucleo-h743zi/configs/netnsh/defconfig
@@ -6,6 +6,7 @@
 # modifications.
 #
 # CONFIG_STANDARD_SERIAL is not set
+# CONFIG_STM32H7_USE_LEGACY_PINMAP is not set
 CONFIG_ARCH="arm"
 CONFIG_ARCH_BOARD="nucleo-h743zi"
 CONFIG_ARCH_BOARD_NUCLEO_H743ZI=y
diff --git a/boards/arm/stm32h7/nucleo-h743zi/configs/nsh/defconfig 
b/boards/arm/stm32h7/nucleo-h743zi/configs/nsh/defconfig
index d63f783f32..4e20143f95 100644
--- a/boards/arm/stm32h7/nucleo-h743zi/configs/nsh/defconfig
+++ b/boards/arm/stm32h7/nucleo-h743zi/configs/nsh/defconfig
@@ -8,6 +8,7 @@
 # CONFIG_NSH_DISABLE_IFCONFIG is not set
 # CONFIG_NSH_DISABLE_PS is not set
 # CONFIG_STANDARD_SERIAL is not set
+# CONFIG_STM32H7_USE_LEGACY_PINMAP is not set
 CONFIG_ARCH="arm"
 CONFIG_ARCH_BOARD="nucleo-h743zi"
 CONFIG_ARCH_BOARD_NUCLEO_H743ZI=y
diff --git a/boards/arm/stm32h7/nucleo-h743zi/configs/nxlines_oled/defconfig 
b/boards/arm/stm32h7/nucleo-h743zi/configs/nxlines_oled/defconfig
index 9b6d2bfada..33f83a2566 100644
--- a/boards/arm/stm32h7/nucleo-h743zi/configs/nxlines_oled/defconfig
+++ b/boards/arm/stm32h7/nucleo-h743zi/configs/nxlines_oled/defconfig
@@ -11,6 +11,7 @@
 # CONFIG_NSH_DISABLE_PS is not set
 # CONFIG_NX_DISABLE_1BPP is not set
 # CONFIG_STANDARD_SERIAL is not set
+# CONFIG_STM32H7_USE_LEGACY_PINMAP is not set
 CONFIG_ARCH="arm"
 CONFIG_ARCH_BOARD="nucleo-h743zi"
 CONFIG_ARCH_BOARD_NUCLEO_H743ZI=y
diff --git a/boards/arm/stm32h7/nucleo-h743zi/configs/otg_fs_host/defconfig 
b/boards/arm/stm32h7/nucleo-h743zi/configs/otg_fs_host/defconfig
index 0483433fca..bec7d44a3b 100644
--- a/boards/arm/stm32h7/nucleo-h743zi/configs/otg_fs_host/defconfig
+++ b/boards/arm/stm32h7/nucleo-h743zi/configs/otg_fs_host/defconfig
@@ -6,6 +6,7 @@
 # modifications.
 #
 # CONFIG_STANDARD_SERIAL is not set
+# CONFIG_STM32H7_USE_LEGACY_PINMAP is not set
 CONFIG_ARCH="arm"
 CONFIG_ARCH_BOARD="nucleo-h743zi"
 CONFIG_ARCH_BOARD_NUCLEO_H743ZI=y
diff --git a/boards/arm/stm32h7/nucleo-h743zi/configs/pwm/defconfig 
b/boards/arm/stm32h7/nucleo-h743zi/configs/pwm/defconfig
index b3d9ee6566..b6ab114640 100644
--- a/boards/arm/stm32h7/nucleo-h743zi/configs/pwm/defconfig
+++ b/boards/arm/stm32h7/nucleo-h743zi/configs/pwm/defconfig
@@ -8,6 +8,7 @@
 # CONFIG_NSH_DISABLE_IFCONFIG is not set
 # CONFIG_NSH_DISABLE_PS is not set
 # CONFIG_STANDARD_SERIAL is not set
+# CONFIG_STM32H7_USE_LEGACY_PINMAP is not set
 CONFIG_ARCH="arm"
 CONFIG_ARCH_BOARD="nucleo-h743zi"
 CONFIG_ARCH_BOARD_NUCLEO_H743ZI=y
diff --git a/boards/arm/stm32h7/nucleo-h743zi/include/board.h 
b/boards/arm/stm32h7/nucleo-h743zi/include/board.h
index 2511f986f3..96c26a3ef9 100644
--- a/boards/arm/stm32h7/nucleo-h743zi/include/board.h
+++ b/boards/arm/stm32h7/nucleo-h743zi/include/board.h
@@ -281,9 +281,15 @@
 
 /* Ethernet definitions *****************************************************/
 
-#define GPIO_ETH_RMII_TXD0    GPIO_ETH_RMII_TXD0_2    /* PG13 */
-#define GPIO_ETH_RMII_TXD1    GPIO_ETH_RMII_TXD1_1    /* PB 13 */
-#define GPIO_ETH_RMII_TX_EN   GPIO_ETH_RMII_TX_EN_2
+#define GPIO_ETH_RMII_TXD0    (GPIO_ETH_RMII_TXD0_2 | GPIO_SPEED_100MHz)    /* 
PG13 */
+#define GPIO_ETH_RMII_TXD1    (GPIO_ETH_RMII_TXD1_1 | GPIO_SPEED_100MHz)    /* 
PB13 */
+#define GPIO_ETH_RMII_TX_EN   (GPIO_ETH_RMII_TX_EN_2 | GPIO_SPEED_100MHz)   /* 
PG11 */
+#define GPIO_ETH_MDC          (GPIO_ETH_MDC_0 | GPIO_SPEED_100MHz)          /* 
PC1 */
+#define GPIO_ETH_MDIO         (GPIO_ETH_MDIO_0 | GPIO_SPEED_100MHz)         /* 
PA2 */
+#define GPIO_ETH_RMII_RXD0    (GPIO_ETH_RMII_RXD0_0 | GPIO_SPEED_100MHz)    /* 
PC4 */
+#define GPIO_ETH_RMII_RXD1    (GPIO_ETH_RMII_RXD1_0 | GPIO_SPEED_100MHz)    /* 
PC5 */
+#define GPIO_ETH_RMII_CRS_DV  (GPIO_ETH_RMII_CRS_DV_0 | GPIO_SPEED_100MHz)  /* 
PA7 */
+#define GPIO_ETH_RMII_REF_CLK (GPIO_ETH_RMII_REF_CLK_0 | GPIO_SPEED_100MHz) /* 
PA1 */
 
 /* LED definitions **********************************************************/
 
@@ -354,47 +360,53 @@
 
 /* USART3 (Nucleo Virtual Console) */
 
-#define GPIO_USART3_RX     GPIO_USART3_RX_3  /* PD9 */
-#define GPIO_USART3_TX     GPIO_USART3_TX_3  /* PD8 */
+#define GPIO_USART3_RX    (GPIO_USART3_RX_3 | GPIO_SPEED_100MHz) /* PD9 */
+#define GPIO_USART3_TX    (GPIO_USART3_TX_3 | GPIO_SPEED_100MHz) /* PD8 */
 
 #define DMAMAP_USART3_RX DMAMAP_DMA12_USART3RX_0
 #define DMAMAP_USART3_TX DMAMAP_DMA12_USART3TX_1
 
 /* USART6 (Arduino Serial Shield) */
 
-#define GPIO_USART6_RX     GPIO_USART6_RX_2  /* PG9 */
-#define GPIO_USART6_TX     GPIO_USART6_TX_2  /* PG14 */
+#define GPIO_USART6_RX    (GPIO_USART6_RX_2 | GPIO_SPEED_100MHz) /* PG9 */
+#define GPIO_USART6_TX    (GPIO_USART6_TX_2 | GPIO_SPEED_100MHz) /* PG14 */
 
 #define DMAMAP_USART6_RX DMAMAP_DMA12_USART6RX_1
 #define DMAMAP_USART6_TX DMAMAP_DMA12_USART6TX_0
 
 /* I2C1 Use Nucleo I2C1 pins */
 
-#define GPIO_I2C1_SCL GPIO_I2C1_SCL_2 /* PB8 - D15 */
-#define GPIO_I2C1_SDA GPIO_I2C1_SDA_2 /* PB9 - D14 */
+#define GPIO_I2C1_SCL     (GPIO_I2C1_SCL_2 | GPIO_SPEED_50MHz) /* PB8 - D15 */
+#define GPIO_I2C1_SDA     (GPIO_I2C1_SDA_2 | GPIO_SPEED_50MHz) /* PB9 - D14 */
 
 /* I2C2 Use Nucleo I2C2 pins */
 
-#define GPIO_I2C2_SCL  GPIO_I2C2_SCL_2  /* PF1 - D69 */
-#define GPIO_I2C2_SDA  GPIO_I2C2_SDA_2  /* PF0 - D68 */
-#define GPIO_I2C2_SMBA GPIO_I2C2_SMBA_2 /* PF2 - D70 */
+#define GPIO_I2C2_SCL     (GPIO_I2C2_SCL_2  | GPIO_SPEED_50MHz) /* PF1 - D69 */
+#define GPIO_I2C2_SDA     (GPIO_I2C2_SDA_2  | GPIO_SPEED_50MHz) /* PF0 - D68 */
+#define GPIO_I2C2_SMBA    (GPIO_I2C2_SMBA_2 | GPIO_SPEED_50MHz) /* PF2 - D70 */
 
 /* SPI3 */
 
-#define GPIO_SPI3_MISO GPIO_SPI3_MISO_1 /* PB4 */
-#define GPIO_SPI3_MOSI GPIO_SPI3_MOSI_4 /* PB5 */
-#define GPIO_SPI3_SCK  GPIO_SPI3_SCK_1  /* PB3 */
-#define GPIO_SPI3_NSS  GPIO_SPI3_NSS_2  /* PA4 */
+#define GPIO_SPI3_MISO    (GPIO_SPI3_MISO_1 | GPIO_SPEED_50MHz) /* PB4 */
+#define GPIO_SPI3_MOSI    (GPIO_SPI3_MOSI_4 | GPIO_SPEED_50MHz) /* PB5 */
+#define GPIO_SPI3_SCK     (GPIO_SPI3_SCK_1 | GPIO_SPEED_50MHz)  /* PB3 */
+#define GPIO_SPI3_NSS     (GPIO_SPI3_NSS_2 | GPIO_SPEED_50MHz)  /* PA4 */
 
 /* TIM1 */
 
-#define GPIO_TIM1_CH1OUT  GPIO_TIM1_CH1OUT_2  /* PE9  - D6 */
-#define GPIO_TIM1_CH1NOUT GPIO_TIM1_CH1NOUT_3 /* PE8  - D42 */
-#define GPIO_TIM1_CH2OUT  GPIO_TIM1_CH2OUT_2  /* PE11 - D5 */
-#define GPIO_TIM1_CH2NOUT GPIO_TIM1_CH2NOUT_3 /* PE10 - D40 */
-#define GPIO_TIM1_CH3OUT  GPIO_TIM1_CH3OUT_2  /* PE13 - D3 */
-#define GPIO_TIM1_CH3NOUT GPIO_TIM1_CH3NOUT_3 /* PE12 - D39 */
-#define GPIO_TIM1_CH4OUT  GPIO_TIM1_CH4OUT_2  /* PE14 - D38 */
+#define GPIO_TIM1_CH1OUT  (GPIO_TIM1_CH1OUT_2  | GPIO_SPEED_50MHz) /* PE9  - 
D6 */
+#define GPIO_TIM1_CH1NOUT (GPIO_TIM1_CH1NOUT_3 | GPIO_SPEED_50MHz) /* PE8  - 
D42 */
+#define GPIO_TIM1_CH2OUT  (GPIO_TIM1_CH2OUT_2  | GPIO_SPEED_50MHz) /* PE11 - 
D5 */
+#define GPIO_TIM1_CH2NOUT (GPIO_TIM1_CH2NOUT_3 | GPIO_SPEED_50MHz) /* PE10 - 
D40 */
+#define GPIO_TIM1_CH3OUT  (GPIO_TIM1_CH3OUT_2  | GPIO_SPEED_50MHz) /* PE13 - 
D3 */
+#define GPIO_TIM1_CH3NOUT (GPIO_TIM1_CH3NOUT_3 | GPIO_SPEED_50MHz) /* PE12 - 
D39 */
+#define GPIO_TIM1_CH4OUT  (GPIO_TIM1_CH4OUT_2  | GPIO_SPEED_50MHz) /* PE14 - 
D38 */
+
+/* OTGFS */
+
+#define GPIO_OTGFS_DM  (GPIO_OTGFS_DM_0  | GPIO_SPEED_100MHz)
+#define GPIO_OTGFS_DP  (GPIO_OTGFS_DP_0  | GPIO_SPEED_100MHz)
+#define GPIO_OTGFS_ID  (GPIO_OTGFS_ID_0  | GPIO_SPEED_100MHz)
 
 /* DMA **********************************************************************/
 

Reply via email to