This is an automated email from the ASF dual-hosted git repository.
xiaoxiang pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/nuttx.git
The following commit(s) were added to refs/heads/master by this push:
new 02fc698e75 Add UART4 & UART5 to high density stm32f103 chips
02fc698e75 is described below
commit 02fc698e757cacb15cfa04883a7380ee34988947
Author: dirksavage88 <dirksavag...@gmail.com>
AuthorDate: Fri Feb 17 20:45:39 2023 -0500
Add UART4 & UART5 to high density stm32f103 chips
Signed-off-by: dirksavage88 <dirksavag...@gmail.com>
---
arch/arm/src/stm32/hardware/stm32f103r_pinmap.h | 6 ++++++
arch/arm/src/stm32/hardware/stm32f103z_pinmap.h | 6 ++++++
2 files changed, 12 insertions(+)
diff --git a/arch/arm/src/stm32/hardware/stm32f103r_pinmap.h
b/arch/arm/src/stm32/hardware/stm32f103r_pinmap.h
index 9343b1b86d..a4e06666ee 100644
--- a/arch/arm/src/stm32/hardware/stm32f103r_pinmap.h
+++ b/arch/arm/src/stm32/hardware/stm32f103r_pinmap.h
@@ -270,6 +270,12 @@
# define GPIO_USART3_RTS
(GPIO_ALT|GPIO_CNF_AFPP|GPIO_MODE_50MHz|GPIO_PORTB|GPIO_PIN14)
#endif
+#define GPIO_UART4_RX
(GPIO_INPUT|GPIO_CNF_INFLOAT|GPIO_MODE_INPUT|GPIO_PORTC|GPIO_PIN11)
+#define GPIO_UART4_TX
(GPIO_ALT|GPIO_CNF_AFPP|GPIO_MODE_50MHz|GPIO_PORTC|GPIO_PIN10)
+
+#define GPIO_UART5_RX
(GPIO_INPUT|GPIO_CNF_INFLOAT|GPIO_MODE_INPUT|GPIO_PORTD|GPIO_PIN2)
+#define GPIO_UART5_TX
(GPIO_ALT|GPIO_CNF_AFPP|GPIO_MODE_50MHz|GPIO_PORTC|GPIO_PIN12)
+
/* SPI */
#if defined(CONFIG_STM32_SPI1_REMAP)
diff --git a/arch/arm/src/stm32/hardware/stm32f103z_pinmap.h
b/arch/arm/src/stm32/hardware/stm32f103z_pinmap.h
index 73f5dfe6dc..625592e398 100644
--- a/arch/arm/src/stm32/hardware/stm32f103z_pinmap.h
+++ b/arch/arm/src/stm32/hardware/stm32f103z_pinmap.h
@@ -298,6 +298,12 @@
# define GPIO_USART3_RTS
(GPIO_ALT|GPIO_CNF_AFPP|GPIO_MODE_50MHz|GPIO_PORTB|GPIO_PIN14)
#endif
+#define GPIO_UART4_RX
(GPIO_INPUT|GPIO_CNF_INFLOAT|GPIO_MODE_INPUT|GPIO_PORTC|GPIO_PIN11)
+#define GPIO_UART4_TX
(GPIO_ALT|GPIO_CNF_AFPP|GPIO_MODE_50MHz|GPIO_PORTC|GPIO_PIN10)
+
+#define GPIO_UART5_RX
(GPIO_INPUT|GPIO_CNF_INFLOAT|GPIO_MODE_INPUT|GPIO_PORTD|GPIO_PIN2)
+#define GPIO_UART5_TX
(GPIO_ALT|GPIO_CNF_AFPP|GPIO_MODE_50MHz|GPIO_PORTC|GPIO_PIN12)
+
/* SPI */
#if defined(CONFIG_STM32_SPI1_REMAP)
