This is an automated email from the ASF dual-hosted git repository.
xiaoxiang pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/incubator-nuttx.git
commit a70961ec9d3454d4877de1b2b56efd9f920a1227
Author: YAMAMOTO Takashi <yamam...@midokura.com>
AuthorDate: Wed Nov 25 13:43:53 2020 +0900
arch/arm/src/stm32f0l0g0/stm32_adc.c: Fix syslog formats
---
arch/arm/src/stm32f0l0g0/stm32_adc.c | 9 ++++++---
1 file changed, 6 insertions(+), 3 deletions(-)
diff --git a/arch/arm/src/stm32f0l0g0/stm32_adc.c
b/arch/arm/src/stm32f0l0g0/stm32_adc.c
index 019fb82..2ebc8dd 100644
--- a/arch/arm/src/stm32f0l0g0/stm32_adc.c
+++ b/arch/arm/src/stm32f0l0g0/stm32_adc.c
@@ -26,6 +26,7 @@
#include <stdio.h>
#include <sys/types.h>
+#include <inttypes.h>
#include <stdint.h>
#include <stdbool.h>
#include <unistd.h>
@@ -1648,17 +1649,19 @@ static void adc_dumpregs(FAR struct stm32_dev_s *priv)
{
UNUSED(priv);
- ainfo("ISR: 0x%08x IER: 0x%08x CR: 0x%08x CFGR1: 0x%08x\n",
+ ainfo("ISR: 0x%08" PRIx32 " IER: 0x%08" PRIx32
+ " CR: 0x%08" PRIx32 " CFGR1: 0x%08" PRIx32 "\n",
adc_getreg(priv, STM32_ADC_ISR_OFFSET),
adc_getreg(priv, STM32_ADC_IER_OFFSET),
adc_getreg(priv, STM32_ADC_CR_OFFSET),
adc_getreg(priv, STM32_ADC_CFGR1_OFFSET));
- ainfo("SMPR: 0x%08x CHSELR: 0x%08x\n",
+ ainfo("SMPR: 0x%08" PRIx32 " CHSELR: 0x%08" PRIx32 "\n",
adc_getreg(priv, STM32_ADC_SMPR_OFFSET),
adc_getreg(priv, STM32_ADC_CHSELR_OFFSET));
- ainfo("CCR: 0x%08x\n", adccmn_getreg(priv, STM32_ADC_CCR_OFFSET));
+ ainfo("CCR: 0x%08" PRIx32 "\n",
+ adccmn_getreg(priv, STM32_ADC_CCR_OFFSET));
}
/****************************************************************************
