[PATCH] D47401: [X86] Rewrite the max and min reduction intrinsics to make better use of other functions and to reduce width to 256 and 128 bits were possible.

[Simon Pilgrim via Phabricator via cfe-commits]

RKSimon added inline comments.


================
Comment at: cfe/trunk/lib/Headers/avx512fintrin.h:9855
+  __v8di __t6 = (__v8di)_mm512_##op(__t4, __t5); \
+  return __t6[0];
 
----------------
Would it be dumb to allow VLX capable CPUs to use 128/256 variants of the 
VPMAXUQ etc ? Or is it better to focus on improving SimplifyDemandedElts to 
handle this (and many other reduction cases that all tend to keep to the 
original vector width)?


Repository:
  rL LLVM

https://reviews.llvm.org/D47401



_______________________________________________
cfe-commits mailing list
cfe-commits@lists.llvm.org
http://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits