[clang] [llvm] [RISCV] Inline Assembly: RVC constraint and N modifier (PR #112561)

[Craig Topper via cfe-commits]

================
@@ -348,6 +349,14 @@ bool RISCVAsmPrinter::PrintAsmOperand(const MachineInstr 
*MI, unsigned OpNo,
       if (!MO.isReg())
         OS << 'i';
       return false;
+    case 'N': // Print the register encoding as an integer (0-31, or 0-7 when
----------------
topperc wrote:

8-15 for 'c*'?

https://github.com/llvm/llvm-project/pull/112561
_______________________________________________
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits