[clang] [llvm] [RISCV] Add support for inline asm constraint vd (PR #111653)

[Craig Topper via cfe-commits]

================
@@ -102,7 +102,7 @@ bool RISCVTargetInfo::validateAsmConstraint(
     return true;
   case 'v':
     // A vector register.
-    if (Name[1] == 'r' || Name[1] == 'm') {
+    if (Name[1] == 'r' || Name[1] == 'd' || Name[1] == 'm') {
----------------
topperc wrote:

Nevermind. I guess I'm blind.

https://github.com/llvm/llvm-project/pull/111653
_______________________________________________
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits