tschuett added inline comments.

================
Comment at: llvm/lib/Target/AArch64/AArch64.td:510
 
+def FeatureRCPC3 : SubtargetFeature<"rcpc3", "HasRCPC3",
+    "true", "Enable Armv8.9-A RCPC instructions added to A64 and Advanced SIMD 
and floating-point instruction set (FEAT_LRCPC3)",
----------------
Nice feature, but the text is quite long with a lot of `and` s


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D138579/new/

https://reviews.llvm.org/D138579

_______________________________________________
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

Reply via email to