Hi there,

I propose the attached patch to the iox128a1.h, which includes the
NVM_CMD_ERASE_FLASH_PAGE_gc NVM_CMD_WRITE_FLASH_PAGE_gc and
NVM_CMD_ERASE_WRITE_FLASH_PAGE_gc constants and reorders the enum to be
in ascending order.

Regards,
Johannes
Index: iox128a1.h
===================================================================
--- iox128a1.h	(Revision 2140)
+++ iox128a1.h	(Arbeitskopie)
@@ -946,8 +946,8 @@
 typedef enum NVM_CMD_enum
 {
     NVM_CMD_NO_OPERATION_gc = (0x00<<0),  /* Noop/Ordinary LPM */
+    NVM_CMD_READ_USER_SIG_ROW_gc = (0x01<<0),  /* Read user signature row */
     NVM_CMD_READ_CALIB_ROW_gc = (0x02<<0),  /* Read calibration row */
-    NVM_CMD_READ_USER_SIG_ROW_gc = (0x01<<0),  /* Read user signature row */
     NVM_CMD_READ_EEPROM_gc = (0x06<<0),  /* Read EEPROM */
     NVM_CMD_READ_FUSES_gc = (0x07<<0),  /* Read fuse byte */
     NVM_CMD_WRITE_LOCK_BITS_gc = (0x08<<0),  /* Write lock bits */
@@ -960,8 +960,11 @@
     NVM_CMD_ERASE_WRITE_APP_PAGE_gc = (0x25<<0),  /* Erase-and-write Application Section page */
     NVM_CMD_ERASE_FLASH_BUFFER_gc = (0x26<<0),  /* Erase/flush Flash page buffer */
     NVM_CMD_ERASE_BOOT_PAGE_gc = (0x2A<<0),  /* Erase Boot Section page */
+    NVM_CMD_ERASE_FLASH_PAGE_gc = (0x2B<<0),  /* Erase Flash Section page */
     NVM_CMD_WRITE_BOOT_PAGE_gc = (0x2C<<0),  /* Write Boot Section page */
     NVM_CMD_ERASE_WRITE_BOOT_PAGE_gc = (0x2D<<0),  /* Erase-and-write Boot Section page */
+    NVM_CMD_WRITE_FLASH_PAGE_gc = (0x2E<<0),  /* Write Flash Section page */
+    NVM_CMD_ERASE_WRITE_FLASH_PAGE_gc = (0x2F<<0),  /* Erase-and-write Flash Section page */
     NVM_CMD_ERASE_EEPROM_gc = (0x30<<0),  /* Erase EEPROM */
     NVM_CMD_ERASE_EEPROM_PAGE_gc = (0x32<<0),  /* Erase EEPROM page */
     NVM_CMD_LOAD_EEPROM_BUFFER_gc = (0x33<<0),  /* Load EEPROM page buffer */

Attachment: signature.asc
Description: OpenPGP digital signature

_______________________________________________
AVR-GCC-list mailing list
AVR-GCC-list@nongnu.org
http://lists.nongnu.org/mailman/listinfo/avr-gcc-list

Reply via email to