Those legacy sysfs interfaces are actually not supported. Their
outputs are confusing.

Signed-off-by: Evan Quan <evan.q...@amd.com>
Change-Id: Iba89f12ae3e79b856d6c0904b371590b6fd0d327
---
 drivers/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0_7_ppt.c | 9 +++++++++
 1 file changed, 9 insertions(+)

diff --git a/drivers/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0_7_ppt.c 
b/drivers/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0_7_ppt.c
index e87db7e02e8a..3608540f2034 100644
--- a/drivers/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0_7_ppt.c
+++ b/drivers/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0_7_ppt.c
@@ -1727,4 +1727,13 @@ void smu_v13_0_7_set_ppt_funcs(struct smu_context *smu)
        smu->pwr_src_map = smu_v13_0_7_pwr_src_map;
        smu->workload_map = smu_v13_0_7_workload_map;
        smu_v13_0_set_smu_mailbox_registers(smu);
+       /* Unset those legacy interfaces which are not supported */
+       smu->adev->pm.sysfs_if_supported &= 
~(BIT_ULL(AMD_SYSFS_IF_POWER_DPM_STATE_BIT) |
+                                             
BIT_ULL(AMD_SYSFS_IF_PP_NUM_STATES_BIT) |
+                                             
BIT_ULL(AMD_SYSFS_IF_PP_CUR_STATE_BIT) |
+                                             
BIT_ULL(AMD_SYSFS_IF_PP_FORCE_STATE_BIT) |
+                                             
BIT_ULL(AMD_SYSFS_IF_PP_TABLE_BIT) |
+                                             
BIT_ULL(AMD_SYSFS_IF_PP_DPM_DCEFCLK_BIT) |
+                                             
BIT_ULL(AMD_SYSFS_IF_PP_SCLK_OD_BIT) |
+                                             
BIT_ULL(AMD_SYSFS_IF_PP_MCLK_OD_BIT));
 }
-- 
2.34.1

Reply via email to