[PATCH v5 04/10] drm/amdgpu: Modify GC register access from MMIO to RLCG in file soc15.c

[Peng Ju Zhou]

In SRIOV environment, KMD should access GC registers
with RLCG if GC indirect access flag enabled.

Signed-off-by: Peng Ju Zhou <pengju.z...@amd.com>
---
 drivers/gpu/drm/amd/amdgpu/soc15.c | 7 +++++--
 1 file changed, 5 insertions(+), 2 deletions(-)

diff --git a/drivers/gpu/drm/amd/amdgpu/soc15.c 
b/drivers/gpu/drm/amd/amdgpu/soc15.c
index 080e715799d4..50f6574e1d35 100644
--- a/drivers/gpu/drm/amd/amdgpu/soc15.c
+++ b/drivers/gpu/drm/amd/amdgpu/soc15.c
@@ -632,7 +632,9 @@ void soc15_program_register_sequence(struct amdgpu_device 
*adev,
                if (entry->and_mask == 0xffffffff) {
                        tmp = entry->or_mask;
                } else {
-                       tmp = RREG32(reg);
+                       tmp = (entry->hwip == GC_HWIP) ?
+                               RREG32_SOC15_IP(GC, reg) : RREG32(reg);
+
                        tmp &= ~(entry->and_mask);
                        tmp |= (entry->or_mask & entry->and_mask);
                }
@@ -643,7 +645,8 @@ void soc15_program_register_sequence(struct amdgpu_device 
*adev,
                        reg == SOC15_REG_OFFSET(GC, 0, mmSH_MEM_CONFIG))
                        WREG32_RLC(reg, tmp);
                else
-                       WREG32(reg, tmp);
+                       (entry->hwip == GC_HWIP) ?
+                               WREG32_SOC15_IP(GC, reg, tmp) : WREG32(reg, 
tmp);
 
        }
 
-- 
2.17.1

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx