[AMD Public Use]

Hi all,

This week this patchset was tested on a HP Envy 360, with Ryzen 5 4500U, on the 
following display types (via usb-c to dp/dvi/hdmi/vga):
4k 60z, 1440p 144hz, 1680*1050 60hz, internal eDP 1080p 60hz

Tested on a Reference AMD RX6800 on the following display types (via DP):
4k60 60hz, 1440p 144hz, 1680x1050 60hz.

Also using a MST hub at 2x 4k 30hz on both systems.


Tested-by: Daniel Wheeler <daniel.whee...@amd.com>

Thank you,

Dan Wheeler
Technologist  |  AMD
SW Display
O +(1) 905-882-2600 ext. 74665
------------------------------------------------------------------------------------------------------------------
1 Commerce Valley Dr E, Thornhill, ON L3T 7X6
Facebook |  Twitter |  amd.com  


-----Original Message-----
From: amd-gfx <amd-gfx-boun...@lists.freedesktop.org> On Behalf Of Bindu 
Ramamurthy
Sent: February 19, 2021 5:16 PM
To: amd-gfx@lists.freedesktop.org
Cc: Brol, Eryk <eryk.b...@amd.com>; Li, Sun peng (Leo) <sunpeng...@amd.com>; 
Wentland, Harry <harry.wentl...@amd.com>; Zhuo, Qingqing 
<qingqing.z...@amd.com>; Siqueira, Rodrigo <rodrigo.sique...@amd.com>; Jacob, 
Anson <anson.ja...@amd.com>; Pillai, Aurabindo <aurabindo.pil...@amd.com>; 
Lakha, Bhawanpreet <bhawanpreet.la...@amd.com>; R, Bindu <bind...@amd.com>
Subject: [PATCH 00/13] DC Patches FEB 22, 2021


This DC patchset brings improvements in multiple areas. In summary, we 
highlight:
* Firmware release 0.0.53.
* Addition of interrupts for DCN2.1
* Refractor debugfs entries for connectors.
* Enable display audio when seamless booting with an external monitor over DP.
* Fixes for System hang after multiple hotplug, timing synchronization for 
displays, disable seamless boot for DP.


Anthony Koo (1):
  drm/amd/display: [FW Promotion] Release 0.0.53

Anthony Wang (2):
  drm/amd/display: disable seamless boot for DP MST
  drm/amd/display: enable audio on DP seamless boot

Aric Cyr (3):
  drm/amd/display: Don't optimize bandwidth before disabling planes
  drm/amd/display: reduce scope for local var

  drm/amd/display: 3.2.124
       This version brings along following fixes:
       - Fix system hang after multiple hotplug.
       - Don't optimize bandwidth before disabling planes.
       - Report timing synchronizable when DP streams time frame difference is 
less than 0.05 percent.
       - move trace buffer to uncached memory.
       - enable audio on DP seamless boot. 
       - Disable seamless boot for DP MST.


Eric Bernstein (1):
  drm/amd/display: Remove Assert from dcn10_get_dig_frontend

Eryk Brol (1):
  drm/amd/display: Check for DSC support instead of ASIC revision

Qingqing Zhuo (1):
  drm/amd/display: Fix system hang after multiple hotplugs

Rodrigo Siqueira (1):
  drm/amd/display: Add vupdate_no_lock interrupts for DCN2.1

Stylon Wang (1):
  drm/amd/display: Refactor debugfs entries for all connectors

Vladimir Stempen (1):
  drm/amd/display: Synchronize displays with different timings

Yongqiang Sun (1):
  drm/amd/display: move trace buffer to uncached memory.

 .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c |  82 +++++--  
.../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h |  27 +++  
.../amd/display/amdgpu_dm/amdgpu_dm_debugfs.c |  22 +-
 drivers/gpu/drm/amd/display/dc/core/dc.c      |  39 ++-
 drivers/gpu/drm/amd/display/dc/core/dc_link.c |  10 +  
.../gpu/drm/amd/display/dc/core/dc_resource.c |  43 ++++
 drivers/gpu/drm/amd/display/dc/dc.h           |   5 +-
 drivers/gpu/drm/amd/display/dc/dc_hw_types.h  |   1 +
 drivers/gpu/drm/amd/display/dc/dc_stream.h    |   3 +
 .../drm/amd/display/dc/dce/dce_clock_source.c |  52 +++-  
.../amd/display/dc/dcn10/dcn10_hw_sequencer.c | 225 ++++++++++++++++++
 .../amd/display/dc/dcn10/dcn10_hw_sequencer.h |   5 +
 .../amd/display/dc/dcn10/dcn10_link_encoder.c |   1 -
 .../gpu/drm/amd/display/dc/dcn10/dcn10_optc.h |   2 +
 .../display/dc/dcn10/dcn10_stream_encoder.c   |   1 -
 .../gpu/drm/amd/display/dc/dcn20/dcn20_init.c |   1 +
 .../gpu/drm/amd/display/dc/dcn20/dcn20_optc.c | 123 ++++++++++
 .../drm/amd/display/dc/dcn20/dcn20_resource.c |   8 +-
 .../dc/dcn30/dcn30_dio_stream_encoder.c       |   1 -
 .../drm/amd/display/dc/dcn30/dcn30_hwseq.c    |   2 +
 .../gpu/drm/amd/display/dc/inc/clock_source.h |   5 +
 .../amd/display/dc/inc/hw/timing_generator.h  |  12 +
 .../gpu/drm/amd/display/dc/inc/hw_sequencer.h |   3 +
 drivers/gpu/drm/amd/display/dc/inc/resource.h |   4 +
 .../display/dc/irq/dcn21/irq_service_dcn21.c  |  22 ++
 .../gpu/drm/amd/display/dmub/inc/dmub_cmd.h   |   4 +-
 .../gpu/drm/amd/display/dmub/src/dmub_dcn20.c |   7 +
 .../gpu/drm/amd/display/dmub/src/dmub_dcn20.h |   7 +
 .../gpu/drm/amd/display/dmub/src/dmub_dcn30.c |   7 +
 29 files changed, 676 insertions(+), 48 deletions(-)

--
2.25.1

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&amp;data=04%7C01%7Cdaniel.wheeler%40amd.com%7Cc87256f9100c4509f11508d8d5240403%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637493697957037816%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C1000&amp;sdata=ITJMWXnsrp%2FG8PAsy%2FxjOftNx6IXuHDhVvnGuwC6dJk%3D&amp;reserved=0
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

Reply via email to