From: "AMD\\ramini" <reza.am...@amd.com>

[Why]
Signal FreeSync display that we are in Fixed Rate mode, and
expand the FreeSync range to 1024.

[How]
Set the new bit in SB16:bit0, and augment the min and max
refresh rate with 2 extra bits.

Signed-off-by: AMD\ramini <reza.am...@amd.com>
Reviewed-by: Anthony Koo <anthony....@amd.com>
Acked-by: Eryk Brol <eryk.b...@amd.com>
---
 .../gpu/drm/amd/display/modules/freesync/freesync.c  | 12 ++++++++----
 1 file changed, 8 insertions(+), 4 deletions(-)

diff --git a/drivers/gpu/drm/amd/display/modules/freesync/freesync.c 
b/drivers/gpu/drm/amd/display/modules/freesync/freesync.c
index 2decdd8a5e20..4762273b5bb9 100644
--- a/drivers/gpu/drm/amd/display/modules/freesync/freesync.c
+++ b/drivers/gpu/drm/amd/display/modules/freesync/freesync.c
@@ -610,6 +610,7 @@ static void build_vrr_infopacket_data_v3(const struct 
mod_vrr_params *vrr,
 
        min_programmed = (vrr->state == VRR_STATE_ACTIVE_FIXED) ? fixed_refresh 
:
                        (vrr->state == VRR_STATE_ACTIVE_VARIABLE) ? min_refresh 
:
+                       (vrr->state == VRR_STATE_INACTIVE) ? min_refresh :
                        max_refresh; // Non-fs case, program nominal range
 
        max_programmed = (vrr->state == VRR_STATE_ACTIVE_FIXED) ? fixed_refresh 
:
@@ -622,11 +623,14 @@ static void build_vrr_infopacket_data_v3(const struct 
mod_vrr_params *vrr,
        /* PB8 = FreeSync Maximum refresh rate (Hz) */
        infopacket->sb[8] = max_programmed & 0xFF;
 
-       /* PB11 : MSB FreeSync Minimum refresh rate [Hz] - bits 15:8 */
-       infopacket->sb[11] = (min_programmed >> 8) & 0xFF;
+       /* PB11 : MSB FreeSync Minimum refresh rate [Hz] - bits 9:8 */
+       infopacket->sb[11] = (min_programmed >> 8) & 0x03;
 
-       /* PB12 : MSB FreeSync Maximum refresh rate [Hz] - bits 15:8 */
-       infopacket->sb[12] = (max_programmed >> 8) & 0xFF;
+       /* PB12 : MSB FreeSync Maximum refresh rate [Hz] - bits 9:8 */
+       infopacket->sb[12] = (max_programmed >> 8) & 0x03;
+
+       /* PB16 : Reserved bits 7:1, FixedRate bit 0 */
+       infopacket->sb[16] = (vrr->state == VRR_STATE_ACTIVE_FIXED) ? 1 : 0;
 
        //FreeSync HDR
        infopacket->sb[9] = 0;
-- 
2.25.1

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

Reply via email to