Hi Alex,
Those 4 patches internally passed Felix's code review. Those are
required for MI100 but are general changes so I think it is better to
check into drm-next.
Thanks,
Oak
On 11/13/2018 02:11 PM, Zeng, Oak wrote:
> From: Oak Zeng <oak.z...@amd.com>
>
> Change-Id: I47ec79eceac810f7031eaf88d267fc8370501c27
> Signed-off-by: Oak Zeng <oak.z...@amd.com>
> Reviewd-by: Felix Kuehling <felix.kuehl...@amd.com>
> ---
> drivers/gpu/drm/amd/amdkfd/kfd_device_queue_manager.c | 3 +++
> 1 file changed, 3 insertions(+)
>
> diff --git a/drivers/gpu/drm/amd/amdkfd/kfd_device_queue_manager.c
> b/drivers/gpu/drm/amd/amdkfd/kfd_device_queue_manager.c
> index bc8f955..116afef 100644
> --- a/drivers/gpu/drm/amd/amdkfd/kfd_device_queue_manager.c
> +++ b/drivers/gpu/drm/amd/amdkfd/kfd_device_queue_manager.c
> @@ -1197,6 +1197,9 @@ static int create_queue_cpsch(struct
> device_queue_manager *dqm, struct queue *q,
> q->sdma_id / get_num_sdma_engines(dqm);
> q->properties.sdma_engine_id =
> q->sdma_id % get_num_sdma_engines(dqm);
> + pr_debug("SDMA id is: %d\n", q->sdma_id);
> + pr_debug("SDMA queue id: %d\n", q->properties.sdma_queue_id);
> + pr_debug("SDMA engine id: %d\n", q->properties.sdma_engine_id);
> }
>
> retval = allocate_doorbell(qpd, q);
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
