On Wed, May 16, 2018 at 6:51 AM, Grazvydas Ignotas <nota...@gmail.com> wrote:
> On Tue, May 15, 2018 at 5:59 PM, Alex Deucher <alexdeuc...@gmail.com> wrote:
>> From: Roman Li <roman...@amd.com>
>>
>> Updating dce12 register headers by adding dc registers
>> required for potential DP LTTPR support.
>>
>> Signed-off-by: Roman Li <roman...@amd.com>
>> Acked-by: Alex Deucher <alexander.deuc...@amd.com>
>> Signed-off-by: Alex Deucher <alexander.deuc...@amd.com>
>> ---
>>  .../drm/amd/include/asic_reg/dce/dce_12_0_offset.h |  12 ++
>>  .../amd/include/asic_reg/dce/dce_12_0_sh_mask.h    | 152 
>> +++++++++++++++++++++
>>  2 files changed, 164 insertions(+)
>>  mode change 100644 => 100755 
>> drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h
>>  mode change 100644 => 100755 
>> drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h
>
> Unwanted mode change.

Fixed.  thanks.
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

Reply via email to