From: Charlene Liu <charlene....@amd.com>

Signed-off-by: Charlene Liu <charlene....@amd.com>
Reviewed-by: Tony Cheng <tony.ch...@amd.com>
Acked-by: Harry Wentland <harry.wentl...@amd.com>
---
 drivers/gpu/drm/amd/display/dc/core/dc_link.c | 12 ++++++++++++
 drivers/gpu/drm/amd/display/dc/dm_pp_smu.h    |  3 ++-
 2 files changed, 14 insertions(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/amd/display/dc/core/dc_link.c 
b/drivers/gpu/drm/amd/display/dc/core/dc_link.c
index a37428271573..2b791b25b3a6 100644
--- a/drivers/gpu/drm/amd/display/dc/core/dc_link.c
+++ b/drivers/gpu/drm/amd/display/dc/core/dc_link.c
@@ -1788,7 +1788,19 @@ static enum dc_status enable_link(
        }
 
        if (pipe_ctx->stream_res.audio && status == DC_OK) {
+               struct dc *core_dc = pipe_ctx->stream->ctx->dc;
                /* notify audio driver for audio modes of monitor */
+               struct pp_smu_funcs_rv *pp_smu = core_dc->res_pool->pp_smu;
+               unsigned int i, num_audio = 1;
+               for (i = 0; i < MAX_PIPES; i++) {
+                       /*current_state not updated yet*/
+                       if 
(core_dc->current_state->res_ctx.pipe_ctx[i].stream_res.audio != NULL)
+                               num_audio++;
+               }
+               if (num_audio == 1 && pp_smu != NULL && 
pp_smu->set_pme_wa_enable != NULL)
+                       /*this is the first audio. apply the PME w/a in order 
to wake AZ from D3*/
+                       pp_smu->set_pme_wa_enable(&pp_smu->pp_smu);
+
                
pipe_ctx->stream_res.audio->funcs->az_enable(pipe_ctx->stream_res.audio);
 
                /* un-mute audio */
diff --git a/drivers/gpu/drm/amd/display/dc/dm_pp_smu.h 
b/drivers/gpu/drm/amd/display/dc/dm_pp_smu.h
index bbfa83252fc1..eac4bfe12257 100644
--- a/drivers/gpu/drm/amd/display/dc/dm_pp_smu.h
+++ b/drivers/gpu/drm/amd/display/dc/dm_pp_smu.h
@@ -91,7 +91,8 @@ struct pp_smu_funcs_rv {
        /* which SMU message?  are reader and writer WM separate SMU msg? */
        void (*set_wm_ranges)(struct pp_smu *pp,
                        struct pp_smu_wm_range_sets *ranges);
-
+       /* PME w/a */
+       void (*set_pme_wa_enable)(struct pp_smu *pp);
 };
 
 #if 0
-- 
2.14.1

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

Reply via email to